Index: > A B C D E F G H I J K L M N O P Q R S T U V W X Y Z

Home > Instruction level parallelism

Instruction-level parallelism (ILP) is a measure of how many of the operations in a computer program can be dealt with at once. Consider the following program: 1. e = a + b 2. f = c + d 3. g = e * f

Operation 3 depends on the results of operations 1 and 2, so it cannot be calculated until both of them are completed. However, operations 1 and 2 do not depend on any other operation, so they can be calculated simultaneously. If we assume that each operation can be completed in one unit of time then these three instructions can be completed in a total of two units of time, giving an ILP of 3/2.

A goal of compiler and processor designers is to identify and take advantage of as much ILP as possible.

Micro-architectural techniques that are used to exploit ILP include:

Instruction pipelining which depend on CPU caches
branch prediction which is used to keep the pipeline full
superscalar execution in which multiple execution units are used to execute multiple instructions in parallel
Out of Order execution which reduces pipeline stalls due to operand dependencies
speculative execution which reduce pipeline stalls due to control dependencies

Due to the complexity of scaling the last two techniques, the industry has re-examined instruction sets which explicitly encode multiple operations per instruction. These instruction set types include:

VLIW and the closely related Explicitly Parallel Instruction Computing concepts

As of 2004, the computer industry has hit a roadblock in getting further performance gains from ILP. Instead the industry is heading towards exploiting higher levels of parallelism that is available through techniques such as multiprocessing and multithreading.

Computer terminology Computer architectureComputer architecture is the theory behind the design of a computer. In the same way as a building architect sets the principles and goals of a building project as the basis for the draftsman's plans, so too, a computer architect sets out the computer arc

Politics	Business	Finance

Topics: Instruction Level Parallelism Ilp Operations Computer Execution...

Instructional theoryAn instructional theory focuses on how to best structure material so that it can be learned. In the USA one important scientist of instructional theory was Robert M. Gagne in 1977 with his Conditions of Learning at Florida State University's Department of	Instruction registerIn computing, an instruction register is the part of a CPUs control unit that stores an instruction. The bits of the instruction register are decoded by a microprogram that controls the computer.	Instructional capitalInstructional capital is a term used in educational administration, to reflect capital resulting from investment in producing learning materials. Education.
Instruction setAn instruction set or instruction set architecture (ISA), describes the aspects of a computer architecture visible to a programmer, including the native datatypes, instructions, registers, addressing modes, memory architecture, interrupt and exception han	Instruction pipeliningInstruction pipelining is a method for increasing the throughput of a digital circuit, particularly a CPU, and implements a form of instruction level parallelism. The idea is to divide the logic into stages, and to work on different data within each stage	Instructional technologyHistory of Instructional Technology Instructional technology was born as a military response to the problems of a labor shortage during WWII in the United States. There was a definitive need to fill the factories with skilled labor. Instructional technolo
Instructional design	Instructions Per Clock	Instruction pipeline
Instruction	Instruction level parallelism	Instructional Scaffolding
Instruction prefetch	Instruction Set Architecture	Instruction cycle

Non User